





Project Name: Bolton195i\_2  
Project Code: 3PD042010001  
PCB Number : 15047-1






Vinafix

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU (DMI/FDI) (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 3 of 108


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU (THERMAL/CLK) (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 4 of 108




The schematic diagram illustrates the M.A. ODOVREF circuit. It features a 1035V<sub>83</sub> supply connected to a network of resistors and a capacitor. The circuit is labeled with 'M.A. ODOVREF' and 'R' and '1'. The components include R506 (4K72F-GP), R510 (0R2J2-GP), R514 (4K72F-GP), and C504 (SCD1U16V2KX3G-P).

PLACE TWO 4.7K RESISTORS CLOSE TO CPU TO  
CPU PINS ON M VREF ROUTE THE VREF POWER  
SIGNALS WITH THICK TRACES



NOTE:  
PLACE 0.1U CAP CLOSE TO CPU




(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU (CFG) (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 6 of 111











2014/04/25  
Intel suggest

2014.03.12 CRB NC  
20140618 layout:  
pin B52 can not fanout


2014/04/25  
Intel suggest



























Close to DDR



Close to DDR



Vinafix.com



SPD SA1	0
SPD SA0	0

5 M\_A\_DRAMRST#

2 1

R1316

DIMM1\_DRAMRST#


OR0402-PAD

C1327


SC1KP50V2KX-1GP

0V

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>DDR3L-SODIMM2(Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 13 of 111

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>SODIMM3_SODIMM4 (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 14 of 111

STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC  
SHOULD BE PLACED OUTSIDE KOZ AREA

```

1-2:
Enable TXE
2-3:
Disable TXE

```

**Table 29. Straps (Sheet 1 of 2)**

[illegible]Table 29. Straps (Sheet 2 of 2)[illegible][illegible]


Pinout diagram of the STM32F407VGT6 microcontroller. The diagram shows the top and bottom views of the package. The top view shows pins 1-40 on the left and 41-80 on the right. The bottom view shows pins 81-120 on the left and 121-168 on the right. The diagram is color-coded: blue for power and ground, green for I/O, yellow for memory, and red for other functions. A 1.8V supply is indicated for several pins. A note at the bottom right indicates that pins 121-168 are not shown in this diagram.

2025/04/29 Jurij  
del

Level shift  
VGS(th) = 1V

## USB3.0 Front

38 USB30\_TX\_CPU\_P0  
38 USB30\_TX\_CPU\_N0  
38 USB30\_RX\_CPU\_P0  
38 USB30\_RX\_CPU\_N0




**USB3.0 Rear**

**Webcam**

**USB2.0**

**USB2.0**

**HUB (BT/Touch/Card reader)**



**wistron**

**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**CPU (USB)**

Size

Document Number

Custom

**Bolton195i**

Rev

**-1A**

Date:

Thursday, August 27, 2015

Sheet

16

of


111

2


1




(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU (DMI/FDI) (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 17 of 111






(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU (GPIO/CPU) (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 20 of 111



(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU (POWER2) (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 22 of 111

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>CPU (VSS) (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 23	of 111

## Colay to ITE8732

### FAN

25 CPU\_FANTCH1  
25 CPU\_FANGTL1

### LPC

19,25,68 LFRAMEJ\_FW4  
19,25,68 LAD0\_FWH0  
19,25,68 LAD1\_FWH1  
19,25,68 LAD2\_FWH2  
19,25,68 LAD3\_FWH3

### CLOCK

19,25 LPC\_SIO\_CLK0  
25 CLK\_48M\_SIO

19,25,48,51 SLP\_S3\_N\_B  
25 SLP\_S4\_N\_R  
19,25,31,68 PLT\_RST#  
25 SERRIQ\_N

25 PB\_IN\_N\_1  
25,54 SIO\_PSON\_N  
25 SW\_ON\_N\_SIO  
25,64 SUSLED\_R\_N

### HW Monitor

25 HM\_VCCP\_R  
25 SIO\_VIN1  
25 SIO\_VIN2  
25 SIO\_VIN4  
25 SIO\_VIN5  
25 SIO\_VREF  
25 REMOTE1+  
25 DIMM\_TMPIN2  
25 SIO\_AGND

### KB/MS

25 MCLK  
25 MDAT  
25 KBLCK  
25 KDAT

### Power Manager

25 EUP\_DSW\_SEL  
25 EC\_EUP  
25,51 ATX\_PWRGD\_SIO  
25 PWROK3\_2  
25 PWROK3\_1  
43,49 EC\_EUP\_EN#


25 APU\_SIC  
25 APU\_SID

### OTHERS

25 SIO\_DEBUG\_TX  
25 SIO\_K8PWR\_EN  
25 ICH\_RSMRST\_N\_R  
25 SIO\_BOARD\_ID2  
25 SIO\_BOARD\_ID1  
25 THERMAL\_SHUT#\_SIO  
25 SIO\_COPEN#  
25,61 W1\_DISABLE\_N  
25,61 W3\_DISABLE\_N  
55 SIO\_BLEN  
25,32 BAT\_DET  
25 SIO\_MAIN\_VCC3  
25 SIO\_VCORE  
25 VBAT\_SIO  
25 SYS\_3VSB  
43,49 SIO\_AUDIO\_MUTE  
25 KBRST\_N  
25 KA20GATE\_SIO  
25 LPC\_PME\_N  
25 PCIRST1#  
18 SIO\_BLEN\_SMI  
18 SPI\_WP\_R\_N  
43,49 PANEL\_DETECT
















IT8732 PIN92: VCC3 detect, 去 detect VCC3 是否有 in, IC 內部有電路去做偵測, 需接 1K 電阻  
IT8772 PIN53: VCC3 電源 input, 實際 VCC3 in, 外部不用接 1K 電阻

IC	P/N	Location
ITE8772	63.R0034.1DL	R537 (0R)
ITE8732	63.10234.1DL	R537 (1k)




EUP\_DSW\_SEL = 1 , EUP support  
EUP\_DSW\_SEL = 0 , DSW support






5					4					3					2					1				
D																								
C																								
B																								
A																								

</

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>Thermal/FAN</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date:	Thursday, August 27, 2015	Sheet	26 of 111



(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>AMP (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 28 of 111


## Control

27 JD\_HP\_R >>>  
27 FM\_L\_CODEC <<<  
27 FM\_R\_CODEC <<<


27 MIC\_VREFL <<<  
27 F\_HPO\_R <<<  
27 F\_HPO\_L <<<

27 SPKR\_L+ <<<  
27 SPKR\_L- <<<  
27 SPKR\_R+ <<<  
27 SPKR\_R- <<<



27 Combo Jack >>>  
2012/08/28\_aPisa\_SA




## Combo Audio Jack




## ESD



BUZZER  
Del 2015/04/18

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>BUZZER</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 30 of 111



IC	P/N	L21	R269	C270
RTL8111GA	71.08111.Y03	M	R	M
RTL8111GS	71.08111.T03	M	R	M
RTL8111G	71.08111.U03	R	M	R
RTL8111H	071.8111H.0003	R	M	R

[illegible]



Figure 1 is a schematic diagram of the test system. It shows a power supply (PS) connected to a series of eight transformer-coupled modules (MD1+ to MD8+). Each module is connected to a corresponding module (MD1- to MD8-) via a transformer. The modules are connected to a common ground (GND). The diagram also shows a network of capacitors (EC1 to EC8) and inductors (L1 to L8) connected to the modules. A note indicates that the components are 100nF/100V capacitors and 100uH/100V inductors.

**Resonanz 2012**  
**2012 Plots**

Four plots showing the magnitude of the transfer function  $|G(j\omega)|$  versus frequency  $\omega$  for different system parameters. The plots are arranged in a 2x2 grid, each enclosed in a dashed orange box.

- Top Left Plot:**
  - System:  $G(s) = \frac{1000(s - 1000 + j1000)}{s^2 + 2000s + 1000000}$
  - Parameters:  $M=1$ ,  $\zeta=0$ ,  $\omega_n=1000$
  - Plot: Magnitude  $|G(j\omega)|$  vs  $\omega$ . The curve shows a resonance peak at  $\omega = 1000$  with a magnitude of 1. The plot is labeled "0.01 (0.01 Hz) 1000 (1000 Hz) 1000000 (1000000 Hz)".
- Top Right Plot:**
  - System:  $G(s) = \frac{1000(s - 1000 + j1000)}{s^2 + 2000s + 1000000}$
  - Parameters:  $M=1$ ,  $\zeta=0.01$ ,  $\omega_n=1000$
  - Plot: Magnitude  $|G(j\omega)|$  vs  $\omega$ . The curve shows a resonance peak at  $\omega = 1000$  with a magnitude of 1. The plot is labeled "0.01 (0.01 Hz) 1000 (1000 Hz) 1000000 (1000000 Hz)".
- Bottom Left Plot:**
  - System:  $G(s) = \frac{1000(s - 1000 + j1000)}{s^2 + 2000s + 1000000}$
  - Parameters:  $M=1$ ,  $\zeta=0.02$ ,  $\omega_n=1000$
  - Plot: Magnitude  $|G(j\omega)|$  vs  $\omega$ . The curve shows a resonance peak at  $\omega = 1000$  with a magnitude of 1. The plot is labeled "0.01 (0.01 Hz) 1000 (1000 Hz) 1000000 (1000000 Hz)".
- Bottom Right Plot:**
  - System:  $G(s) = \frac{1000(s - 1000 + j1000)}{s^2 + 2000s + 1000000}$
  - Parameters:  $M=1$ ,  $\zeta=0.05$ ,  $\omega_n=1000$
  - Plot: Magnitude  $|G(j\omega)|$  vs  $\omega$ . The curve shows a resonance peak at  $\omega = 1000$  with a magnitude of 1. The plot is labeled "0.01 (0.01 Hz) 1000 (1000 Hz) 1000000 (1000000 Hz)".

Each plot includes a logarithmic frequency axis ranging from 0.01 to 1000000 Hz and a linear magnitude axis ranging from 0 to 1000000.



2015/05/04 July  
change to 3.3 power vendor advised

3.3V\_80




LAN\_CLK25K0B R285 1

OKX21-3-GP

V\_3P3\_IAN

PCIE\_WAIVE\_L0M R287 1



OKX21-3-GP



@. Check PU power well

COMPRESSED  
IMAGE

# SPI FLASH ROM (8M Byte) for PCH












## VSDIO POWER

VSDIO VOLTAGE SETTING

SDMMC3_PWR_EN_N	SDMMC3_1P8_EN	VSDIO (V)
1	0	0V
1	1	0V
0	0	3.3V
0	1	1.8V



Reserve



**Wistron Incorporated**  
21F, 88, Sec.1,Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**034\_USB Charger**


Size  
A


Document Number  
**Bolton195i**

Rev  
-1A


Date: Thursday, August 27, 2015 Sheet 34 of 111

Reserve

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>USB redriver (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 35 of 111





- 16 USB\_CPU\_PP4
- 16 USB\_CPU\_PN4
- 90 USB\_HUB\_PP1
- 90 USB\_HUB\_PN1
- 61 USB\_HUB\_PP2
- 61 USB\_HUB\_PN2
- 33 USB\_HUB\_PP3
- 33 USB\_HUB\_PN3



From SoC  
To Touch  
To Mini PCIE for BT  
To card Reader


**GL850G**  
Enable/Disable USB output port: D+/D- pull high 1K to disable USB port  
Set USB port to be internal (non-removable): set OC pin is floating  
Set USB port to be external (removable): set OC pin is non-floating (pull high 10K to 3.3V or USB OC#)

**GL852G**  
Enable/Disable USB output port: setting by EEPROM  
Set USB port to be internal (non-removable) or external (removable): setting by EEPROM



HUB\_PSELF = 1 if self-powered  
HUB\_PSELF = 0 if bus-powered

Xtal accuracy: +/- 30ppm




Close to GL850G pin10/11

Bogis 20131014  
Change X3501 to 82.30006.641  
2nd source: 82.30006.501

### Internal Power

(Hub Internal VR output from pin 28 V33 = HUB\_DVDD)



close to PIN28

Close to pin 5

Close to pin 9


Close to pin 14

### Over Current

	R divider Removable	Floating Non-Removable
OVCUR1#		V
OVCUR2#		V
OVCUR3#		V
OVCUR4#	NA	NA


external

internal



### EEPROM

EEPROM is used for customized VID, PID, String, Configuration  
The purpose is to set 4 USB ports to be internal/external  
Default settings: 4 ports are external ports




### USB Table

Pair	Device
1	Internal USB2.0 for TOUCH
2	Internal USB2.0 for BT
3	Internal USB2.0 for Card reader
4	NA

internal  
internal  
internal

SSID = USB

2015/05/05 Jurly  
U52 Change to 074.00524.0B9F switch IC for save the layout spacing



Remove R481, Q42, R483, R550, R552  
20130416 Kenyon Tsai


SLP\_S4\_N R440 1 2 0R0402-PAD >>> USB\_EN 38

## USB2.0 Port -> REAR I/O

12/11 Derek add EUP power for other USB30



16 USB\_CPU\_PP3 <<<  
16 USB\_CPU\_PP3 <<<  
16 USB\_CPU\_PP2 <<<  
16 USB\_CPU\_PP2 <<<

USB30\_VCCA  
Per USB2S1/USB2S2/TOUCH  
VCC5\_USB\_04





09/11 Daniel  
Add MLCC Close to USB2S1


2015/04/28 changed  
USB2.0 CONN 22.10254.211--> 22.10218.H01



09/11 Daniel  
Add MLCC Close to USB2S1

11/27 Derek mount CMC





USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

2011/10/12




EMI

Modified to meet Dallas SPEC on 20121002 Kenyon.


The diagram illustrates a USB 2.0 connector assembly with three main sections, each enclosed in a dashed orange box. The top section, labeled 'TR1', shows a 'COL-500MGP' component connected to pins 3 (USB D+), 2 (USB D-), and 1 (USB GND). The middle section, labeled 'TR2', shows a 'COL-500MGP' component connected to pins 3 (USB TP+), 2 (USB TP-), and 1 (USB TND). The bottom section shows a 'COL-500MGP' component connected to pins 4 (USB CPU+), 2 (USB CPU-), and 1 (USB P-). A 'USB 2.0' connector is shown at the bottom. To the right, a legend indicates that the symbol for pins 15 and 16 represents 'USB\_CPU\_P' and 'USB\_CPU\_N' respectively.

11/18 Akuan mount L40

change to suitable type  
20121012 Kenyon








## For AC OFF SEQUENCE


2015/05/04 del




Reserve

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>ATX/DCIN</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 41 of 111


# DC Jack




## SIZE 2512 0.010HM 2W



2013/05/24 David  
if mount OCP, need to un-mount these




2013/04/18 David  
Follow Pin9 VDD mount 10k ohm  
to fix AC off issue  
2013/12/11 Derek  
un-mount PR14 for 85 current over SP8C 7mA



2014/04/29 Jurly  
Del 5V AUX circuit


3D3V S5 PRIME



	SIO EUP EN	SLP S3 N	5V DUAL
S0	0	1	5V S0
S3	0	0	5V SB
S4	0	0	5V SB
S5	0 (EUP disable)	0	5V SB
S5	1 (EUP enable)	0	0

```
3D3V(S5) device:
  SoC
  SIO
  LAN
  WLAN
  PCIEx16
```

# ADP Eup Power Control



```
H: EUP disable
L: EUP enable
```

## VR12.1 POWER CKT - 1 phase 12Vin

### SVID Address and Boot Voltage Table

VB00T/ADDR Resistor (Ohm)	Vboot Pin Voltage (mV)			SVID Address	Vboot (V)
	Min	Typ	Max		
0	0	0	102	0x0	1.0
14.0 k	102	140	180	0x1	1.0
22.1 k	180	219	258	0x2	1.0
30.1 k	258	301	344	0x3	1.0
39.2 k	344	391	438	0x4	1.0
48.7 k	438	484	531	0x5	1.0
57.6 k	531	578	625	0x6	1.0
68.1 k	625	676	727	0x7	1.0
78.7 k	727	781	836	0x8	1.1
88.7 k	836	894	953	0x0	1.1
100 k	953	1007	1062	0x1	1.1
113 k	1062	1125	1188	0x2	1.1
124 k	1188	1250	1312	0x3	1.1
137 k	1312	1378	1445	0x4	1.1
150 k	1445	1511	1578	0x5	1.1
165 k	1578	1648	1719	0x6	1.1
178 k	1719	1789	1859	0x7	1.1
196 k	1859	1950	-	0x8	1.1

<Variant Name>



**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title	CPU Core1 (NCP81201)
-------	----------------------

Size	Document Number
Custom	Bolton195i

Bolton1951  
 Date: Friday, August 28, 2015

Date: Friday, August 28, 2015 Sheet 44 of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>CPU Core2 (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 45 of 111

## VR12.1 POWER CKT - 1 phase 12Vin

### SVID Address and Boot Voltage Table

VBOOT/ADDR	Vboot Pin Voltage (mV)			SVID Address	Vboot (V)
Resistor (Ohm)	Min	Typ	Max		
0	0	0	102	0x0	1.0
14.0 k	102	140	180	0x1	1.0
22.1 k	180	219	258	0x2	1.0
30.1 k	258	301	344	0x3	1.0
39.2 k	344	391	438	0x4	1.0
48.7 k	438	484	531	0x5	1.0
57.6 k	531	578	625	0x6	1.0
68.1 k	625	676	727	0x7	1.0
78.7 k	727	781	836	0x8	1.1
88.7 k	836	894	953	0x0	1.1
100 k	953	1007	1062	0x1	1.1
113 k	1062	1125	1188	0x2	1.1
124 k	1188	1250	1312	0x3	1.1
137 k	1312	1378	1445	0x4	1.1
150 k	1445	1511	1578	0x5	1.1
165 k	1578	1648	1719	0x6	1.1
178 k	1719	1789	1859	0x7	1.1
196 k	1859	1950	-	0x8	1.1

VIN RIPPLE CURRENT  $I_{max}=4.48A$



19V\_ADP -> 1D35V\_S3

Vin ripple=2.05A

0.675V  
Iomax= 0.6A


Iomax= 8A  
OCP>12A

AON6520  
84.06520.037  
Vds=30V  
Rds(on)= 8.5~11 mohm  
AON6510  
084.06510.0037  
Vds=30V  
Rds(on)= 4.7~5.9 mohm

$V_{OUT} = 0.75 * (1 + (R_t/R_b))$   
=1.35V

Close to PIN6

### ENABLE SIGNAL



2014/04/29 Jurly  
Keep Brain circuit

<Variant Name>

**wistron**

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

File DCDC-1D35V (RT8207M)

Size	Document Number	Rev
Customer 198		-1A

Date: Thursday, August 27, 2015 Sheet 48 of 111



power team

EE

[illegible]

84.07506.037 AON4703  
Vgs @ 4.5V,  
Id = 12A,  
Rds(on) = 13~15.8mohm,  
Qg = 4.3~5.8nC

$$\begin{aligned} V_{out} &= 2 * (1 + R_1 / R_2) \\ &= 2 * (1 + 6.65 / 10) \\ &= 3.33V \end{aligned}$$

3V 5V 6

19V\_ADP

PWR\_DCB

PWR\_DCBA1

84.07410.A37 AON7410  
Vgs @ 4.5V,  
Id = 8A,  
Rds(on) = 16~29mohm,  
Qg = 3.6~5.5nC

84.07506.037 AON4703  
Vgs @ 4.5V,  
Id = 12A,  
Rds(on) = 13~15.8mohm,  
Qg = 4.3~5.8nC

84.07410.A37 AON7410  
Vgs @ 4.5V,  
Id = 8A,  
Rds(on) = 16~29mohm,  
Qg = 3.6~5.5nC

84.07506.037 AON4703  
Vgs @ 4.5V,  
Id = 12A,  
Rds(on) = 13~15.8mohm,  
Qg = 4.3~5.8nC

SCDD18  
SV9K-X-1G  
SV9K-X-1G  
SV9K-X-1G

$$\begin{aligned} V_{out} &= 2 * (1 + R_1/R_2) \\ &= 2 * (1 + 15/10) \\ &= 5.0V \end{aligned}$$

02/09 Daniel  
02/09 Daniel

ENLDO (V)	SECFB	ENTRIP1	ENTRIP2	LDO5 (V)	LDO3 (V)	SNPS1	SNPS2
LOW	LOW	X	X	OFF	OFF	OFF	OFF
>1.6V ⇒High	LOW	X	X	On	On	OFF	OFF
>1.6V ⇒High	>2.3V ⇒High	OFF	OFF	On	On	OFF	OFF
>1.6V ⇒High	>2.3V ⇒High	OFF	On	On	On	OFF	On
>1.6V ⇒High	>2.3V ⇒High	On	On	On	On	On	On
>1.6V ⇒High	>2.3V ⇒High	On	OFF	On	On	On	OFF

19V\_ADP -> 1D8V\_S5

## PWR\_1D8V

84.06520.037 AON6520  
Vgs @ 4.5V,  
Id = 29A,  
Rds(on) = 8.5~11mohm,

084.06510.0037 AON6510  
Vgs @ 4.5V,  
Id = 32A,  
Rds(on) = 4.7~5.9mohm,

Vin ripple=0.88A

47uF/25V,  
Ripple Current=2.8Arms  
ESR=30 mohm  
6.6\*6.6\*5.9

Need EE to check

2014/04/29 Jurly  
add change the R1 to 3D3V\_S8

52 1D8V\_S5\_PG

2015/05/22  
PR5112 change to 64.30025.60L

OCP setting

Iomax= 3A  
OCP>4.5A

390uF/2.5V,  
Ripple Current=3.9 Arms  
ESR= 9 mohm  
ø6.3\*5.9

$$V_{out} = 0.704 * (1 + R1/R2) \\ = 0.704 * (1 + 10/22) \\ = 1.8176$$

### LOW DISABLE



19V\_A -> 12V\_S0

2015/04/28 Jurly  
del 12V\_S0 power


# 3D3V\_SB -> 1D5V\_S0

Iomax=0.42A

$$PD = (V_{in} - V_{out}) * I_{omax}$$

$$= (3.3 - 1.5) * 0.025A = 0.045W$$

I<sub>max</sub>=0.025A



# 5V\_SB -> 3D3V\_SB

2015/4/26 del

**wistron**

**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**LDO-1D5V (APL5930)**

Size

Document Number

Custom

**Bolton195i**

Rev

-1A

Date:

Thursday, August 27, 2015

Sheet


51

of

111


# 1D8V\_S5 -> 1D15V\_S5

Iomax=0.8A




# 1D8V\_S5 -> 1D24V\_S5


Iomax=0.9A




(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>Switch power- (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 53	of 111

3D3V\_A -> 3D3V\_S0  
5V\_A -> 5V\_S0



1D8V\_S5 -> 1D8V\_S0



**wistron**

Wistron Incorporated  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title  
**Switch power-1D24V (RT8068A)**

Size  
Custom

Document Number  
**Bolton195i**

Rev  
SA

Date: Thursday, August 27, 2015

Sheet 54 of 111

SSID = VIDEO

LCD ID







CONVERTOR SMB

LVDS For Scalar




DP\_BURST






LVDS For eDP translator




Panel Model	Cable Spec			
	ID0	ID1	ID2	Vout
LG LM230WF3-SLK1	0	0	0	3.4 Vout 1.6 RTN 2.5 NC
LG LM230WF3-TLF1	0	0	1	3.4 Vout 1.6 RTN 2.5 NC
LG LM230WF3-SLL1	0	1	0	3.4 Vout 1.6 RTN 2.5 NC
CMi M195FGE-L23 C1	1	0	0	1.2, 5.6 Vout 3.4 RTN
CMi M195FGE-L20 C3	1	1	0	1.2, 5.6 Vout 3.4 RTN
CMi M195FGE-L20 C1	1	1	1	1.2, 5.6 Vout 3.4 RTN

Modified by Kenyon. Use CMC to choose signal source. 2012/11/07









2015/4/22  
Del VGA



**Wistron Incorporated**  
21F, 88, Sec.1,Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**DVI/VGA conn(Reserve)**

Size  
A

Document Number  
**Bolton195i**

Rev  
-1A

Date: **Thursday, August 27, 2015**

Sheet **58** of **111**



**Wistron Incorporated**

21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	123-129
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	78-84
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-573
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	890-896

## Display switch

Size	A
------	---

Document Number  
**Bolton195i**


Rev	-1A
-----	-----

Date: Thursday, August 27, 2015 Sheet 59 of 111



SSID = SATA

SATA HDD Connector


Layout: Put them together




Front View




HDD CONN




**M.2 2230 / 1630 Key E Type  
(Wireless LAN+BT)**




(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Mini card-SSD/TV (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 62 of 111

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Mini card-NGFF (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 63 of 111

# PWRBIN




Pannel\_SW


Add PANSW1 relative circuit  
20131018 Kenyon



(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>(Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 65 of 111

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>IO Board (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 66 of 111



PCB No.: 15047  
PCB Version: -1A  
Part Number  
Vendor (Gerber Out)

PCB Symbol




2015/04/28 Jurly  
Changed follow bolton195a


2015/04/28 Jurly  
Stand-off add follow bolton195a




LABEL



LAN ID: F00P4105E8BA



LAN ID: F00P4105E8BA



LAN ID: F00P4105E8BA

LBL1  
LABEL  
(40.3KP03.011)

LBL2  
LABEL  
(R\_45.41101.011)

LBL3  
LABEL  
(R\_45.41107.021)

45.41107.011 (一般的紙, 70x8mm過完高溫reflow之後會變的偏黃)  
45.41101.001 (一般的紙, 35x15mm, 過完高溫reflow之後會變的偏黃)  
40.3KP03.001 (高溫貼紙, 35x15mm, 過完高溫reflow之後紙還是很白)  
45.41115.001 (34 x 13.5mm for aDallas)

2015/02/02 WZ's request  
35x15 (40.3KP03.011)  
30x15 (40.3B224.011)  
70x8 (45.41107.021)

(R\_40.3KP03.001)

HeatSink Symbol

2014/04/28 Jurly  
Removed HeatSink

Brian 10W  
P/N:  
360.02201.0001  
360.02201.0011  
360.02201.0021


Vendor  
P/N:  
60.3ET05.001  
60.3ET05.011  
60.3ET05.021

Battery Symbol



BAT1  
BATTERY CR2032  
(23.20068.001)

23.20068.001 KTS BBBCR2032BX  
23.20023.311 MITSUBISHI CR2032 MITSUBISHI  
23.22063.001 JHT CR2032 JHT




**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title  
**Screw Hole**

Size	Document Number	Rev
Custom	<b>Bolton195i</b>	-1A

Date: Thursday, August 27, 2015 Sheet 67 of 111

## LPC DEBUG PORT



2015/04/21 Jurly  
Del the FAN circ uit



**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**Debug**

Size  
A


Document Number  
**Bolton195i**

Rev  
-1A


Date: Thursday, August 27, 2015

Sheet 68 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 69	of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>G Sensor (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date:	Thursday, August 27, 2015	Sheet	70 of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Thunderbolt (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 71 of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Thunderbolt (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 72 of 111




(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Thunderbolt (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 73 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Thunderbolt (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 74 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>Thunderbolt (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date:	Thursday, August 27, 2015	Sheet	75 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 76 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 77 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>GPU (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date:	Thursday, August 27, 2015	Sheet 78 of 111	

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>GPU (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 79	of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 80 of 111




(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU VRAM 1/2 (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 81 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>GPU VRAM 3/4 (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 82	of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU VRAM 5/6 (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 83 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU VRAM 7/8 (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 84 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU CORE (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 85 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>GPU power (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 86	of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU Switch (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 87 of 111

(Reserved)



		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>GPU Switch (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 88 of 111





(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>GPU others (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 89	of 111

## USB Port1 -> WEB CAM




## USB HUB PORT1 -> TOUCH




		<b>Wistron Incorporated</b> 21F, 88, Sec.1, Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>Camera/Touch/DMIC (Reserved)</b>			
Size	Document Number		Rev
Custom	<b>Bolton195i</b>		-1A
Date:	Thursday, August 27, 2015	Sheet 90 of 111	

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>TPM/Serial (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 91	of 111

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>PS2/Parallel</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 92	of 111

PCIEx16 Power Estimation for 75W Card

12V\_S0 @ 5.5A

3D3V\_S0 @ 3A

3D3V\_S5 @ 0.375A

2015/4/22 Jurly  
Del PCIEX16



**Wistron Incorporated**  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**Express Card(Reserve)**

Size  
A


Document Number  
**Bolton195i**

Rev  
-1A


Date: Thursday, August 27, 2015

Sheet 93 of 111


(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Smart Card (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 94 of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>Scalar (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 95 of 111

(Reserved)


		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>MCU (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 96 of 111




(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
Title <b>Intel LAN (Reserved)</b>			
Size A	Document Number <b>Bolton195i</b>		Rev -1A
Date: Thursday, August 27, 2015		Sheet 97	of 111

(Reserved)

		<b>Wistron Incorporated</b> 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien
Title <b>LAN Switch (Reserved)</b>		
Size A	Document Number <b>Bolton195i</b>	Rev -1A
Date: Thursday, August 27, 2015		Sheet 98 of 111

## SSID = CPU XDP

CPU\_XDP  
P138

```
@. XDP P/N=20.F0441.060
@. XDP with solder mask P/N=ZZ.F0441.06001
```

Project Name: Bolton195i (4 Layer)  
Project Code: 3PD01Z010001  
PCB Number : 15047-SA

CPU

SA:  
KC.30501.DSC  
KC.31501.DSC  
KC.37001.DSP

On Board Header/CONN

CONN	Default	DESCRIPTION
CMOS1		CMOS CLEAR BUTTON
TXE1	1-2	TXE header 1*3 PIN
AUDS1		Audio Combo Jack
FANC1		CPU FAN CONN 4 pin
XDP1		XDP CONN (CPU Debug)
USB2S1		Front USB 2.0
USB2S2		Front USB 2.0
USB3S1		Front USB 3.0
DBGH1		Debug Port 2x7
SPK1		CONN 1*4PIN
DCIN1		ADP POWER
BT1		Battery Holder
PWRBT1		CONN 1*6PIN

XTAL Description

XTAL	Function	Frequency	Spec	Capacitance
X1501	CPU	19.2M	+/-10ppm CL:7P	C1501=4.7pF C1502=4.7pF
X3502	CPU	32.768K	+/-20ppm CL:7P	C7538=4.7pF C7540=4.7pF
X3	LAN	25M	+/-20ppm CL:12P	C2116=18pF C2117=18pF
X3501	HUB	12M	+/-30ppm CL:12P	C4603=18pF C4604=18pF
<del>OSC1</del>	<del>SIO</del>	<del>48M</del>		


BOM Configuration

R - unmount  
XDP - XDP function  
HUB - USB2.0 hub  
NOHUB - no hub and colay to BT  
O - adapter OCP  
NOOCP - no OCP  
SIO - ITE8772  
EUPCT - EUP Control  
EUPCD - EUP cost down  
SDSOC - SD form SOC directiy  
SD - SD from USB down-stream  
DEBUG - debug

IC Pin Name	Power Well	Default	Default State	Usage	BIOS Programming				
					S0	S1	S3	S4	S5
GENINT1_L/GPIO32	VDD_33	General input	Input 8.2K PU	ID0	GPI	GPI	GPI	GPI	GPI
GENINT2_L/GPIO33	VDD_33	General input	Input 8.2K PU	ID1	GPI	GPI	GPI	GPI	GPI
SD_LEO/GPIO45	VDD_33	null	Input Tri-state	SMIO_CLK	Native	Native	Native	Native	Native
SDA0/GPIO47	VDD_33	null	Output High	N/A	N/A	N/A	N/A	N/A	N/A
SERIRQ/GPIO48	VDD_33	null	Input Tri-State	SMIO_DAT_A	Native	Native	Native	Native	Native
	VDD_33	null	Input 8.2K PU	SERIRQ_N	Native	Native	Native	Native	Native
GPIO49	VDD_33	null	Input 8.2K PU	RISER_ID_0	GPI	GPI	GPI	GPI	GPI
GPIO50	VDD_33	null	Input 8.2K PU	RISER_ID_1	GPI	GPI	GPI	GPI	GPI
GPIO51	VDD_33	null	Input 8.2K PU	PP_AUDIO_PRESENCE_N	GPI	GPI	GPI	GPI	GPI
FANOUT0/GPIO52	VDD_33	null	Input 8.2K PU	N/A	N/A	N/A	N/A	N/A	N/A
DEVSUP[0]/GPIO53	VDD_33	null	Input 8.2K PU	SIO_CLK	GPO	GPO	GPO	GPO	GPO
FANIN0/GPIO56	VDD_33	null	Input 8.2K PU	SIO_CLK	GPO	GPO	GPO	GPO	GPO
GPIO57	VDD_33	null	Input 8.2K PU	X16_PMSNT	GPO	GPO	GPO	GPO	GPO
GPIO58	VDD_33	null	Input 8.2K PU	PCIEK16_DET0	GPI	GPI	GPI	GPI	GPI
DEVSUP[1]/GPIO59	VDD_33	null	Input 8.2K PU	PCIEK16_DET1	GPI	GPI	GPI	GPI	GPI
CLK_REQ0_L/ SATA_150_L	VDD_33	null	Input 8.2K PU	BLANCLK_REQ_N_1	Native	Native	Native	Native	Native
CLK_REQ1_L/GPIO61	VDD_33	null	Input 8.2K PU	ID0_S0_N	GPO	GPO	GPO	GPO	GPO
CLK_REQ2_L/GPIO62	VDD_33	null	Input 8.2K PU	Test Point	N/A	N/A	N/A	N/A	N/A
CLK_REQ3_L/ SATA_151_L	VDD_33	null	Input 8.2K PU	SATA_151_L	GPI	GPI	GPI	GPI	GPI
SATA_2P1_L/GPIO63	VDD_33	null	Input 8.2K PU	SATA_2P1_L	GPI	GPI	GPI	GPI	GPI
GPIO64	VDD_33	null	Input 8.2K PU	PP_AUDIO_PRESENCE_N	GPI	GPI	GPI	GPI	GPI
CLK_REQ0_L/GPIO65/ OSCIN	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SPKR/GPIO66	VDD_33	null	Input PU	SPKR	Native	Native	Native	Native	Native
SATA_ACT_L/GPIO67	VDD_33	null	Input 8.2K PU	PCIE_BATA_LED_N	Native	Native	Native	Native	Native
GPIO68	VDD_33	null	Input 8.2K PU	AUD_DET	GPO	GPO	GPO	GPO	GPO
GPIO69	VDD_33	null	Input 8.2K PU	APU_PROCHOT0_R	GPI	GPI	GPI	GPI	GPI
GPIO70	VDD_33	null	Tri-State	no use	N/A	N/A	N/A	N/A	N/A
GPIO71	VDD_33	null	Tri-State	APU_PROCHOT0_R	GPO	GPO	GPO	GPO	GPO
SD_CLK/CLK_2/ GPIO73	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_CMD/GPIO74	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_CD/GPIO75	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_WP/GPIO76	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_DATA0/ SDATL_2/ GPIO77	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_DATA1/ SDATO_2/ GPIO78	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_DATA2/GPIO79	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SD_DATA3/GPIO80	VDD_33	null	Input 8.2K PU	no use	N/A	N/A	N/A	N/A	N/A
SPI_WP_L/GPIO161	VDD_33_ALW	null or SPI (strap dependent)	Input PU	no use NOI1_RST#	GPO	GPO	GPO	GPO	GPO
SPI_CLK/GPIO162	VDD_33_ALW	null or SPI (strap dependent)	Input 10K PD	SPI_CLK	Native	Native	Native	Native	Native
SPI_DO/GPIO163	VDD_33_ALW	null or SPI (strap dependent)	Input 10K PD	SPI_DATAOUT	Native	Native	Native	Native	Native
SPI_DI/GPIO164	VDD_33_ALW	null or SPI (strap dependent)	Input 10K PD	SPI_DATAIN	Native	Native	Native	Native	Native
SPI_CS1_L/GPIO165	VDD_37_ALW	null or SPI (strap dependent)	Input 10K PU	SPI_CS1# SPI_CS0_N	Native	Native	Native	Native	Native
SPI_CS2_L/GPIO166	VDD_38_ALW	null or SPI (strap dependent)	Input 10K PU	Test Point	N/A	N/A	N/A	N/A	N/A
AZ_S0IN0/GPIO167	VDD_33_SVDDIO_AZ_ALW	AZ	Input 50K PD	AZ_S0IN0	Native	Native	Native	Native	Native
AZ_S0IN1/GPIO168	VDD_33_SVDDIO_AZ_ALW	AZ	Input 50K PD	AZ_S0IN1	Native	Native	Native	Native	Native
AZ_S0IN2/GPIO169	VDD_33_SVDDIO_AZ_ALW	AZ	Input 50K PD	no use AZ_S0IN2	Native	Native	Native	Native	Native
AZ_S0IN3/GPIO170	VDD_33_SVDDIO_AZ_ALW	AZ	Input 50K PD	no use AZ_S0IN3	Native	Native	Native	Native	Native
GPIO174	VDD_33_ALW	null	Input	no use	N/A	N/A	N/A	N/A	N/A
IR_LFP_L/LB_L/ GPIO184	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
SCL1/GPIO227	VDD_33_ALW	null	Input Tri-State	SM_B1_CLK	Native	Native	Native	Native	Native
SDA1/GPIO228	VDD_33_ALW	null	Input Tri-State	SM_B1_DATA	Native	Native	Native	Native	Native
GA20IN/GEVENT0#	VDD_33	null	Input 8.2K PU	KADGAT_E	Native	Native	Native	Native	Native
GEVENT2#	VDD_33_ALW	null	Input 10K PU	SPI_SW	APU_THERMAL_SHUT#_N GPI	GPI	GPI	GPI	GPI
LPC_PMEM/ GEVENT3#	VDD_33_ALW	null	Input 10K PU	PM_EM_M	Native	Native	Native	Native	Native
GEVENT4#	VDD_33_ALW	null	Input 10K PU	THERMAL_SHUT#	GPI	GPI	GPI	GPI	GPI
LPC_PDI/ GEVENT5#	VDD_33_ALW	null	Input 10K PU	LPC_PD_N (Test point)	N/A	N/A	N/A	N/A	N/A
IR_TX1/ GEVENT6#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
GEVENT7#	VDD_33_ALW	OCRES_RST# null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
WAKER/ GEVENT8#	VDD_33_ALW	no use null	Input 10K PU	POC_WAKE_N	GPI	Native	Native	Native	Native
SPI_HOLD#/ GEVENT9#	VDD_33_ALW	null	Input 10K PU	SPI_HOLD#	Native	Native	Native	Native	Native
GEVENT10#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
GEVENT11#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
USB_OC0#/ SPI_TPM_CS#/ TRSTR/ GEVENT12#	VDD_33_ALW	no use null	Input 10K PU	USB_OC_01	Native	Native	Native	Native	Native
USB_OC1#/TDI/ GEVENT13#	VDD_33_ALW	null	Input 10K PU	USB_OC_02 USB_OC_03	Native	Native	Native	Native	Native
USB_OC2#/TCK/ GEVENT14#	VDD_33_ALW	null	Input 10K PU	USB_OC_03 USB_OC_04	Native	Native	Native	Native	Native
USB_OC3#/TDO/ GEVENT15#	VDD_33_ALW	null	Input 10K PU	USB_OC_04 USB_OC_05	Native	Native	Native	Native	Native

AC_PRE5/IR_RX0/ GEVENT16#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
GEVENT17#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
BDN#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
SYS_RESET#/ GEVENT19#	VDD_33_ALW	null	Input 10K PU	PP_RST_N	GPI	Native	GPI	Native	GPI
IR_RX1/ GEVENT20#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
IR_TX0/ GEVENT21#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
IRI/GEVENT22#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A
LPC_SMIR/ GEVENT23#	VDD_33_ALW	null	Input 10K PU	no use	N/A	N/A	N/A	N/A	N/A

## Braswell Power-up Sequencing





Parameter	Description	Minimum	Maximum	Units
t1	RTC_VCC to RTC_RST_N de-assertion	9	-	ms
t2	V3P3A (SUS Rails) valid to RSMRST_N de-assertion (t1 still applies in applications without RTC battery)	10	-	μs
t3	RSMRST_N to Internal RTC Clock stable	95	-	ms
t4	Internal RTC Clock stable to PMC_SUSCLK[0] toggling	5	-	ms
t5	SLP_S4# de-assertion to SLP_S3# de-assertion	26	-	μs
t6a	Core well stable to DDR3_VCCA_PWROK and PMC_CORE_PWROK assertion (NO PCIe* devices)	10	-	ms
t6b	Core well stable to DDR3_VCCA_PWROK and PMC_CORE_PWROK assertion (for power rails needed by PCIe* devices)	99	-	ms
t7	PMC_CORE_PWROK to PMC_SUS_STAT#	1	-	ms
t8	PMC_SUS_STAT# de-assertion to PMC_PLTRST_N de-assertion	60	-	us

**Notes:**


- V1P15S can be a "always" rail and be turned on sooner in the platform sequence but this will impact battery life as it will be ON in Sx states.
- RTC and SUS power rails may come up at the same time if no RTC battery is used.
- RTC clock should be oscillating, but may not be at 32,768 KHz yet.
- Wake events shown in figure are optional and depending on platform configuration
- During platform power-up, design should ensure that there is proper power rail sequences between rails to avoid inrush current caused by multiple loads turning on simultaneously and fast charging of VR output de-coupling. Ensure that there is Minimum time = 10 μs from 90% level of previous rail to 10% of the preceding rail.
- SLP\_S3# signal should be used as platform does not support S0IX.

## Braswell Power-Down Sequencing






Bay Trail SoC			TDP = 4.0W
VCCORE	VCCORE	0.700 ~ 1.100V ; 15A	TDC
GFX_CORE	GFX_CORE	0.700 ~ 1.000V ; 10A	TDC
VIP3SS	VIP3S	1.350V ; 1.056A	
VIP0A	VIP0A	1.000V ; 0.202A	
VIP0S	VIP0S	1.000V ; 0.549A	
VIP0SS	VIP0SS	1.050V ; 0.720A	
VIP2A	VIP2A	1.200V ; 0.035A	
VIP8A	VIP8A	1.800V ; 0.053A	
VIP8S	VIP8S	1.800V ; 0.142A	
V3P3A	V3P3A	3.300V ; 0.010A	
V3P3S	V3P3S	3.300V ; 0.013A	
V3P3SS	V3P3SS	3.000V ; 1.600uA	
+VDDIO	+VDDIO	1.350V ; 3A	
+VDD3_VTT	+VDD3_VTT	0.875V ; 1A	
3D3V_S5_PRIME	3D3V_S5_PRIME	3.3V ; 1A	
3D3V_S5_PRIME	3D3V_S5_PRIME	3.3V ; 70mA	
3D3V_S5_PRIME	3D3V_S5_PRIME	1.05V ; 300mA (Internal Switch)	
3D3V_S0	3D3V_S0	3.3V ; 300mA	
3D3V_A	3D3V_A	3.3V ; 50mA	
5V_S5	5V_S5	5V ; 52.4mA	
5V_S0	5V_S0	5V ; 858mA	
5V_S0	5V_S0	5V ; 200mA	
5V_S5	5V_S5	5V ; 52.4mA	
USB30_VCCA	USB30_VCCA	5V ; 500mA	
USB30_VCCA	USB30_VCCA	5V ; 500mA	
5V_S0	5V_S0	5V ; 858mA	
+5V_M012	+5V_M012	5V ; 900mA	



## SMBUS Block Diagram





## Bay Trail-D SOC

DDR3\_M0\_CK\_1 (BD38)  
DDR3\_M0\_CK\_1# (BF38)  
DDR3\_M0\_CK\_0 (BD40)  
DDR3\_M0\_CK\_0# (BF40)

800MHz

M\_A\_DIM1\_CLK\_DDR1 / M\_A\_DIM1\_CLK\_DDR#1

M\_A\_DIM1\_CLK\_DDR0 / M\_A\_DIM1\_CLK\_DDR#0

**DIMM1**

CLK\_DIFF\_P\_2  
CLK\_DIFF\_N\_2

100MHz

**mini-PCIE**

CLK\_DIFF\_P\_3  
CLK\_DIFF\_N\_3

100MHz

**LAN RTL8111G**

25MHz

MF\_LPC\_CLKOUT1 (R3)

25MHz

**SIO IT8772**

CLKIN (24)

MF\_LPC\_CLKOUT0 (P2)

33MHz

PCICLK (22)

LPC Debug Port

19.2MHz

(for Master)  
OSCIN  
OSCOUT

FST\_SPI\_CLK (W3)

33MHz

SPI ROM

32.768KHz

(for RTC)  
BRTCK1\_PAD  
BRTCK2\_PAD

TCK (AF42)

66MHz

XDP

MF\_HDA\_CLK (AD9)

24MHz

**AUDIO ALC269**

**wistron**

Wistron Incorporated  
21F, 88, Sec.1, Hsin Tai Wu Rd  
Hsichih, Taipei Hsien

Title

**Clock MAP**



Size  
Custom



Document Number  
**Bolton195i**

Rev  
-1A


Date: Thursday, August 27, 2015

Sheet 105 of 111





	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

 <div> <b>Wistron Incorporated</b>            21F, 88, Sec.1,Hsin Tai Wu Rd            Hsichih, Taipei Hsien         </div>		
Title <div>Change History</div>		
Size A	Document Number <div>Bolton195i</div>	Rev -1A
Date: Thursday, August 27, 2015         Sheet 108 of 111		